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Abstract
The DUNE neutrino experiment far detector has a fiducial mass of 40 kt. The O(1 M) readout channels are distributed over the 4
x 10kt modules and need to be synchronized to O( 10 ns ) with a reliable, simple, affordable system. For the majority of channels
a simple DC-balanced protocol is used, with clock and synchronization information encoded on the same fibre. The remaining
channels use “White Rabbit” (IEEE-1588). Small scale tests show a timing jitter of <100 ps. The DUNE timing system has been
successfully prototyped at the ProtoDUNE-SP detector at CERN.
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1. The DUNE Experiment
The Deep Underground Neutrino Experiment (DUNE)[1]
will detect neutrinos generated 1,300km away in Fermilab, near
Chicago. The far detector will consist of four modules, each
with 10kt fiducial mass of liquid Argon, located 1.5km under-
ground at the Sanford Underground Research Facility (SURF).
The energy deposited by the products of neutrino interactions
will be detected in two ways: ionization drifted by an applied
electric field to pick-up electrodes, forming a time projection
chamber (TPC), and scintillation light.
In order to reconstruct events with the photon detection sys-
tem readout channels must be synchronized to each other with
a precision of nanoseconds. To correlate events in the far de-
tector with neutrino generation at Fermilab the entire detector
must be synchronized to GPS time to a precision of O( 100 ns
).
The first module will be a single phase design where charge
is drifted directly onto an anode plane consisting of a grid of
wires. Single phase module(s) will use the synchronization pro-
tocol described here and tested at protoDUNE-SP.
At least one additional subsequent module will be a dual
phase design where charge is drifted upwards through the liquid
into the gas phase where charge multiplication is used to am-
plify the signal. Dual phase modules will use the White Rabbit
implementation of IEEE-1588[2].
2. protocol
A continuous stream of 8b/10b[3] encoded serial data is
transmitted over a 1000Base-Bx[4] optical link from the timing
master to timing end points. In DUNE a 62.5MHz clock will
be derived from a 312 Mbit/s data stream. In ProtoDUNE a
50MHz clock and 250 Mbit/s data stream were used. The data
carries commands that are used to synchronize a 64-bit time-
stamp counter in the end-point and propagate commands and
synchronization messages. This allows the readout clocks, cal-
ibration signals, etc. to be synchronized throughout each mod-
ule.
Each link from the timing master is bidirectional with data
transmitted in both directions down a single fibre with different
light wavelengths. Normally, data are only transmitted from
the timing master to the endpoints. However, the data can be
echoed by the end points and transmitted back to the timing
master. This allows the timing master to measure the latency
between timing master and end point and adjust the clock phase
and time-stamp at the end point. This allows all end points to
operate with the same time-stamp and clock phase. For links
where a single fibre from the timing master is passively split to
many end points only one end point at a time can transmit back
to the timing master. The end points can also report their status
back to the timing master.
The protocol allows all endpoints to be addressed, groups of
endpoints (partitions) or individual endpoints
Two types of messages are defined, fixed length messages,
which have fixed latency transmission from timing master to
end-point, and variable length messages. Figure 1 shows exam-
ples of fixed and variable length messages.
The DUNE timing system protocol has been designed to be
simple and robust. It allows the use of passive optical splitting,
which reduces cost by allowing a single fibre to serve multi-
ple end-points. It also allows passive optical combining which
permits hot-swap redundant timing masters.
Because of its simplicity, the end-point circuitry can be eas-
ily implemented with an FPGA and few external components.
The FPGA logic resources used are very much smaller than
are needed for timing protocols that require the use of a micro-
processor, such as IEEE-1588.
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Fixed length command (8b/10b symbols) prbs prbs K28.1 cmd prbs prbs
Variable length command (8b/10b symbols) prbs prbs A(7:0) A(15:8) cmd D0 Dn chk(7:0) chk(15:8) K28.5
Figure 1: Example DUNE timing system messages. Fixed length and variable length
3. Laboratory Tests
Timing jitter performance was measured in the laboratory by
connecting a prototype timing master with a prototype endpoint
by optical fibre. The clock signals in the master and endpoint
were compared. Timing jitter depends on the bandwidth pro-
grammed into the PLL clock generators used but is always less
than 100 ps and typically less than 20 ps . A block diagram of
the apparatus used to test cycle-to-cycle timing jitter is shown in
figure 2. The distribution of the time difference between clock
edges at the timing master and timing endpoint is shown in fig-
ure 3. In other tests over 100 endpoints were synchronized.
4. Beam Test (ProtoDUNE)
The DUNE timing system was used to synchronize the
ProtoDUNE-SP experiment performed at the CERN Neutrino
Platform. An AIDA-2020[5] Trigger Logic Unit was used to
accept accelerator synchronization signals and generate a tim-
ing data stream that was then fanned out to the TPC and photon
detector readout systems. Figure 4 shows the timing system
hardware installed in ProtoDUNE.
As will be done in DUNE, active fanout units were followed
by passive optical splitter/combiner units allowing each fibre
from the master timing system to connect to multiple timing
end-points.
Features such as measuring the master to endpoint latency
were also tested.
5. Implementation at DUNE
The DUNE timing system will be made largely out of com-
mercially available components. MicroTCA crates will house
commercial double width AMC boards each carrying two cus-
tom FMCs. In each crate the link to the GPS receivers will be
done by a single custom AMC. Figure 5 illustrates the overall
layout of the DUNE timing system. Figure 6 shows the arrange-
ment of modules in each of the two microTCA crates.
The ability of the DUNE timing system protocol to be used
with passive optical splitting and combining will be used to pro-
vide hot-swap redundancy to the system. The two completely
independent master timing systems will allow firmware and
software updates without interrupting system running. Two in-
dependent antennae will be used: One at the top each of the two
access shafts to SURF. This, together with a rubidium atomic
clock in the master timing system will enable failure of the link
to GPS time to be detected.
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Figure 2: Block diagram of jitter performance test setup
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Figure 3: Distribution of time difference between clock edges at timing master
and endpoint
Figure 4: ProtoDUNE Timing System hardware installed at the CERN Neutrino
Platform and waiting cabling. The AIDA-2020 TLU with blue front panel is
above three active fanout units with red front panels.
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Figure 5: Schematic view of the DUNE timing system.
IEEE1588 (White Rabbit) 
to Dual Phase
GPS Receiver 
+ IEE1588  
Grand Master 
NTP DAQ & Run Control 
10 MHz IRIG-B
Master 
Timing 
Card 
MCH 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Direct  
Attach 
Cable 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
AMC
Timing 
FMC 
(4x 
SFP) 
Timing 
FMC 
(4x 
SFP) 
uTCA Crate 
12 full-height 
double width AMC 
Each AMC with 
two FMCs 
Setup/Control/Monitoring ( 1 GBit/s ) Experiment 
Network 
Direct attach cable  
to hot-swap system 
Crates in CUC
1000Base-BX 
single mode 
fibre 
Fibre to hot-swap system
1000Base-BX
1:2
Passive 
Optical 
Splitter/ 
Combiner 
1:8 
 Passive 
Optical 
Splitter/ 
Combiner 
To timing endpoints 
on Cryostat 
Figure 6: Block diagram of timing system uTCA crate.
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